1) La descarga del recurso depende de la página de origen
2) Para poder descargar el recurso, es necesario ser usuario registrado en Universia

Opción 1: Descargar recurso

Detalles del recurso


This thesis presents the multi-chip design of an architecture which directly implements the language Pascal. The design uses custom VLSl rather than standard chips in order to increase speed and reduce the number of chips needed.

The integrated circuits comprising the architecture are designed using Bristle Blocks, a chip design tool developed at Caltech by Dave Johannsen (6). Bristle Blocks is called a silicon compiler because it will put together an entire integrated circuit from a high level description of its function. Bristle Blocks can be used to design datapath processor chips, where external microcode is used to control operations on data busses inside the chip.

The Pascal machine architecture presented here is based on the EM-1 instruction set designed by Andrew Tannenbaum (11,13). The EM-1 instruction set is intended to allow efficient compilation of stack-based, high level languages. Tannenbaum supplies static frequency data which is used heavily in making design decisions in the Pascal machine architecture.

VLSl design has several important differences from design using standard components. A large amount of function can be placed on a single chip, e.g., approximately 30,000 transistors on the Intel 8086, but only a small number of pins are available for off-chip communication (typically 64 or less). This requires designs to be highly modular. In the NMOS technology used at Caltech, driving signals off-chip takes up to ten times the time and energy of on-chip communication. This requires inter-chip communication to be limited as much as possible. Finally, the large amount of computing power available in VLSl encourages the use of concurrency to gain execution speed.

This thesis is structured as follows. The thesis begins with a section defining the principles to be followed in designing the Pascal system architecture. Following that are sections describing Bristle Blocks and the EM-1 architecture. Next, the overall architecture of the Pascal machine is described, followed by sections detailing the system data busses, the common elements in the processors which make up the system, and the processors themselves. A conclusion section summarizes the work, provides a brief critique of Bristle Blocks, and includes recommendations for further work. Finally, the appendices document the Bristle Blocks datapath elements and the EM-1 instruction set.

Pertenece a



Seiler, Larry Dean - 

Id.: 71078755

Versión: 1.0

Estado: Final

Tipo:  application/pdf - 

Tipo de recurso: Thesis  -  NonPeerReviewed  - 

Tipo de Interactividad: Expositivo

Nivel de Interactividad: muy bajo

Audiencia: Estudiante  -  Profesor  -  Autor  - 

Estructura: Atomic

Coste: no

Copyright: sí

Formatos:  application/pdf - 

Requerimientos técnicos:  Browser: Any - 

Relación: [References] http://resolver.caltech.edu/CaltechTHESIS:03122018-143833053
[References] https://thesis.library.caltech.edu/10769/

Fecha de contribución: 13-mar-2018


* Seiler, Larry Dean (1980) A Pascal Machine Architecture Implemented in Bristle Blocks, a Prototype Silicon Computer. Master's thesis, California Institute of Technology. doi:10.7907/Z9VH5KTT. http://resolver.caltech.edu/CaltechTHESIS:03122018-143833053

Otros recursos del mismo autor(es)

  1. A Pascal Machine Architecture Implemented in Bristle Blocks, a Prototype Silicon Computer This thesis presents the multi-chip design of an architecture which directly implements the language...

Otros recursos de la mismacolección

  1. Probing the Trojan-Hilda-KBO Connection: An Empirical Test of Dynamical Instability Models of Solar System Evolution

    In recent decades, the paradigm of solar system formation has undergone radical change. Many curr...

  2. Iron, Cobalt, and Nickel Metalloboranes: Reactivity, Catalysis, N2 Activation and Stabilization of Reactive N2Hx Ligands

    The reactivity of Fe and Co compounds supported by a bisphosphinoborane (DPB) ligand ([(DPB)Fe]

  3. The Design and Implementation of a Reticle Maker for VLSI This paper describes the designing and building of a feedback controlled Reticle Maker for the VLSI ...
  4. Electrode Kinetic Studies Using a Computerized Data Acquisition and Analysis System

    The first section of this dissertation introduces the basic concepts that are necessary for the q...

  5. The Production and Separation of Magnesium Ions No abstract.

Aviso de cookies: Usamos cookies propias y de terceros para mejorar nuestros servicios, para análisis estadístico y para mostrarle publicidad. Si continua navegando consideramos que acepta su uso en los términos establecidos en la Política de cookies.