Saturday, May 23, 2015

 

 



Soy un nuevo usuario

Olvidé mi contraseña

Entrada usuarios

Lógica Matemáticas Astronomía y Astrofísica Física Química Ciencias de la Vida
Ciencias de la Tierra y Espacio Ciencias Agrarias Ciencias Médicas Ciencias Tecnológicas Antropología Demografía
Ciencias Económicas Geografía Historia Ciencias Jurídicas y Derecho Lingüística Pedagogía
Ciencia Política Psicología Artes y Letras Sociología Ética Filosofía


The use of field-programmable gate arrays for the hardware acceleration of design automation tasks

1) La descarga del recurso depende de la página de origen
2) Para poder descargar el recurso, es necesario ser usuario
    registrado en Universia


  Descargar recurso

Detalles del recurso

Pertenece a: Faculty of Technology ePrints Service  

Descripción: This paper investigates the possibility of using Field-Programmable Gate Arrays (Fr’GAS) as reconfigurable co-processors for workstations to produce moderate speedups for most tasks in the design process, resulting in a worthwhile overall design process speedup at low cost and allowing algorithm upgrades with no hardware modification. The use of FPGAS as hardware accelerators is reviewed and then achievable speedups are predicted for logic simulation and VLSI design rule checking tasks for various FPGA co-processor arrangements.

Autor(es): Howard, Neil J. -  Tyrrell, Andrew M. -  Allinson, Nigel M. - 

Id.: 55211150

Idioma: English  - 

Versión: 1.0

Estado: Final

Tipo:  application/pdf - 

Palabras claveG730 Neural Computing - 

Tipo de recurso: Article  -  PeerReviewed  - 

Tipo de Interactividad: Expositivo

Nivel de Interactividad: muy bajo

Audiencia: Estudiante  -  Profesor  -  Autor  - 

Estructura: Atomic

Coste: no

Copyright: sí

Formatos:  application/pdf - 

Requerimientos técnicos:  Browser: Any - 

Relación: [References] http://eprints.lincoln.ac.uk/5029/
[References] http://www.hindawi.com/journals/vlsi/1996/017505/abs/
[References] 10.1155/1996/17505

Fecha de contribución: 30-may-2014

Contacto:

Localización:
* Howard, Neil J. and Tyrrell, Andrew M. and Allinson, Nigel M. (1996) The use of field-programmable gate arrays for the hardware acceleration of design automation tasks. VLSI Design, 4 (2). pp. 135-139. ISSN 1065-514X


Otros recursos del mismo autor(es)

  1. Using a large area CMOS APS for direct chemiluminescence detection in western blotting electrophoresis Western blotting electrophoretic sequencing is an analytical technique widely used in Functional Pro...
  2. Radiation hardness of a large area CMOS active pixel sensor for bio-medical application A wafer scale CMOS Active Pixel Sensor has been designed employing design techniques of transistor e...
  3. Towards real-time VMAT verification using a prototype, high-speed CMOS active pixel sensor This work investigates the feasibility of using a prototype complementary metal oxide semiconductor ...
  4. Familiar face recognition: a comparative study of a connectionist model and human performance A connectionist simulation of familiar face recognition by humans, which incorporates aspects of the...
  5. Time-resolved biological and perturbation chemical crystallography: Laue and monochromatic developments Time-resolved macromolecular x-ray crystallography is a new capability for structural analysis drive...

Otros recursos de la misma colección

  1. Competency frameworks in diabetes The quality, skills and attitudes of staff working in the healthcare system are central to multidisc...
  2. Studying musical theatre: theory and practice .
  3. The Vitrine Project: Lincoln School of Art and Design Highlights from a diverse community of staff and students who pursue excellence in their academic re...
  4. Pathways to online sex offending: development of a case formulation models for users of child sexual exploitation material This paper presents an aetiological model of Child Sexual Exploitation Material (CSEM) offending bas...
  5. Sexual exploitation of children online: towards an evidence-based best-practice framework for prevention, policing, and offender management. An initiative of the International Working Group on Best Practice in the Management of Online Sex Offending This is the first event in a two-­‐part consultation series to support the development and dissemina...

Valoración de los usuarios

No hay ninguna valoración para este recurso.Sea el primero en valorar este recurso.
 

Busque un recurso