Recursos de colección

Universidad Nacional de La Plata (75.687 recursos)

Este servicio se brinda en el marco del Proyecto de Enlace de Bibliotecas (PrEBi) y significa una novedosa iniciativa en pos de la difusión a través de Internet, dentro y fuera del ámbito de la Universidad, de los conocimientos que en ella se generan para servir como vehículo de promoción y jerarquización. Los objetivos que se han planteados para SeDiCI son sumamente ambiciosos e incluyen la difusion electrónica de tesis, tesinas y disertaciones pero también de otros tipos de creaciones intelectuales, pretendiendo abarcar la ciencia, la tecnología y el arte buscando modos de presentación no solo de objetos en forma de documentos de texto sino también otros medios multimediales aptos para creaciones no documentales.

vol. 01, no. 04

Mostrando recursos 1 - 12 de 12

  1. An evolutive computation solution for the TSP: possible application to organizations

    Minetti, Gabriela F.
    This Thesis researches a possible improvement in the performance of the solution of certain NP-hard combinatorial optimization problems . Examples of these are pure sequencing problems. A summary of conventional methods is presented, and a comparison with those belonging to the field of Evolutive Computation is made. Also, a proposal of eventual improvements to the latter is included. The practical applications discussed in this thesis are strongly related to administration, network design in general, and circuit design.

  2. Herramientas de gestión basada en Web

    Arias Figueroa, Daniel
    Este trabajo plantea por una parte inspeccionar el área de la Gestión basada en Web, y compararla con las Herramientas de Gestión tradicionales basadas en SNMP. Se hace énfasis en muchas características como seguridad, eficiencia, costo, interfaz amigable, etc. Por otro lado intenta desarrollar un conjunto de herramientas que sean rápidamente implementables y permitan al Ingeniero de red realizar algunas operaciones de administración en agentes del tipo pc/routers, ver estadísticas, estado y evolución de estos dispositivos.

  3. Image and video compression standards. Algorithms and architecture

    Russo, Claudia Cecilia
    Video compression is one of the topics included in the area of images digital processing. The book gives an introduction to algorithms and architectures used in standard video and audio compression

  4. High Performance VLSI Signal Processing: Innovative Architectures and Algorithms

    Villagarcía Wanza, Horacio A.
    The book intends to address the important aspects of high-performance signal processing with a focus on the recent development of VLSI technology for signal processing. The editors collect much of all the research efforts and findings that have made high performance implementation of signal processing possible in the last decade in two volumes.

  5. Image processing with nonseparable multiwavelets

    Ruedín, Ana M. C.
    In a general context we introduce image processing with 1-dimensional wavelets and show the diferences with nonseparable 2-dimensional wavelets having quincunx decimation, in the first place, and with balanced nonseparable 2-dimensional multiwavelets, in the second place. All of them are orthogonal. Formulae for analysis and synthesis are given for the latter. The first steps are illustrated with images. The decomposition of the original image into 2 input images is explained. We illustrate with examples 2 applications: zoom-in (interpolation) and compression of images.

  6. Performance of scientific processing in networks of workstations: matrix multiplication example

    Tinetti, Fernando Gustavo
    Parallel computing on networks of workstations are intensively used in some application areas such as linear algebra operations. Topics such as processing as well as communication hardware heterogeneity are considered solved by the use of parallel processing libraries, but experimentation about performance under these circumstances seems to be necessary. Also, installed networks of workstations are specially attractive due to its extremely low cost for parallel processing as well as its great availability given the number of installed local area networks. The performance of such networks of workstations is fully analyzed by means of a simple application: matrix multiplication. A parallel...

  7. Environment for the simulation of different ACP and error recovery in Distributed Data Bases

    Ruscuni, Sebastián; Bertone, Rodolfo Alfredo
    This paper presents an evolution of a simulation environment where situations in which a DDB should maintain data integrity are modeled and implemented. These situations include failures taking place during transactions, and the focus is mainly on the utilization and later comparison of different atomic commit protocols (ACP). The implementation was made on Java due to different aspects such as ease of work, portability, etc. The environment is mainly based on failure recovery of transactions in a distributed data environment, and it allows to choose for the simulation development between two-phase, three-phase, optimistic and pessimistic protocols. The task scheduler defined...

  8. Pattern recognition in medical images using neural networks

    Lanzarini, Laura Cristina; De Giusti, Armando Eduardo
    The proposal of this research line is the search for alternatives to the resolution of complex problems where human knowledge should be apprehended in a general fashion. In particular, the activities developed so far can be included in the area of Medical Diagnosis, even though similar applications in other fields are not discarded. In general, one of the greatest problems of medical diagnosis is the subjectivity of the specialist. The experience of the professional greatly affects the final diagnosis. This is due to the fact that the result does not depend on a systematized solution, but on the interpretation of...

  9. Translating fork specifications into logic programs

    Baum, Gabriel Alfredo; Aguirre, Nazareno Matías; Arroyo, Marcelo
    In this work a compiler from fork specifications into logic programs is presented. The technique implemented by the compiler consists of transforming a set of fork equations (with some restrictions) into normal logic programs in such a way that the semantics of the fork equations is preserved. After translating a fork specification, it can be executed by consulting the generated logic program. The fork compiler, a tool for the translation, is also introduced.

  10. Formalizing defeasible argumentation using a labeled deductive system

    Chesñevar, Carlos Iván; Simari, Guillermo Ricardo
    In the last years there has been and increasing demand of a variety of logical systems, prompted mostly by applications of logic in AI, logic programming an other related areas. Labeled Deductive Systems (LDS) were developed as a flexible methodology to formalize such a kind of complex logical systems. In the last decade, defeasible argumentation has proven to be a confluence point for many approaches to formalizing commonsense reasoning. Different formalisms have been developed, many of them sharing common features. This paper presents a formalization of an LDS for defeasible argumentation, in wich the main issues concerning defeasible argumentation are captured...

  11. A multi-paradigm approach for mobile agents development

    Belloni, Edgardo A.
    Mobile agent systems have received important attention in the last years as a new programming paradigm for widely distributed and heterogeneous systems. In this article, a multi-paradigm approach for the development of intelligent mobile agents is presented. It integrates both object-oriented and logic paradigms. The rationale for this approach comes from the fact that although the object-oriented programming paradigm has relevant features for mobile agent development it presents deficiencies dealing with agents mental attitudes. These deficiencies are solved by the use of logic programming.

  12. Fetch unit design for scalable simultaneous multithreading (ScSMT)

    Moure, Juan Carlos; Rexachs del Rosario, Dolores; Luque Fadón, Emilio
    Continuous IC process enhancements make possible to integrate on a single chip the re-sources required for simultaneously executing multiple control flows or threads, exploiting different levels of thread-level parallelism: application-, function-, and loop-level. Scalable simultaneous multi-threading combines static and dynamic mechanisms to assemble a complexity-effective design that provides high instruction per cycle rates without sacrificing cycle time nor single-thread performance. This paper addresses the design of the fetch unit for a high-performance, scalable, simultaneous multithreaded processor. We present the detailed microarchitecture of a clustered and reconfigurable fetch unit based on an existing single-thread fetch unit. In order to minimize the...

Aviso de cookies: Usamos cookies propias y de terceros para mejorar nuestros servicios, para análisis estadístico y para mostrarle publicidad. Si continua navegando consideramos que acepta su uso en los términos establecidos en la Política de cookies.